

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/633,004	07/31/2003	Inderjit Singh	NVIDP234/P000825	8949
28875 7	2590 11/17/2004		EXAMINER	
Zilka-Kotab, PC P.O. BOX 721120 SAN JOSE, CA 95172-1120			VU, HUNG K	
			ADTIBUT	DADED MUMED
			ART UNIT	PAPER NUMBER
			2811	
			DATE MAILED: 11/17/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/633,004	SINGH ET AL.			
Office Action Summary	Examiner	Art Unit			
	Hung Vu	2811			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).		nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 19. 2a) This action is FINAL . 2b) 1 This action is FINAL .	··· <u></u>				
3) Since this application is in condition for allow	This action is FINAL . 2b) ☑ This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
 4) Claim(s) 1-26 is/are pending in the application. 4a) Of the above claim(s) 19 and 22-26 is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-18,20 and 21 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 					
Application Papers					
9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) acceptable and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examiration.	ccepted or b) objected to by the E e drawing(s) be held in abeyance. Sec ection is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	-, -				
Paper No(s)/Mail Date <u>11/26/03</u> .	6) Other:				

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of Invention of Group I, Claims 1-18 and 20-21 in the reply filed on 08/19/04 is acknowledged.

Claims 19 and 22-26 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected Invention, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 08/19/04.

Information Disclosure Statement

- 2. The information disclosure statement filed 11/12/03 fails to comply with 37 CFR 1.98(a)(1), which requires a list of all patents, publications, or other information submitted for consideration by the Office. It has been placed in the application file, but the information referred to therein has not been considered.
- 3. The information disclosure statement filed 11/26/03 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each U.S. and foreign patent; each publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered. Note that there are no copies of References No. V, W, and X.

Specification

4. The disclosure is objected to because of the following informalities: On page 11, line 17, "bad" should be changed to "pad" for clarity.

Appropriate correction is required.

Claim Objections

5. Claim 6 is objected to because of the following informalities: In claim 6, line 2, "are" should be changed to "is" for clarity. Appropriate correction is required.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3-18 and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Tanaka (PN 6,100,589, of record).

Tanaka discloses, as shown in Figures 1-22, an integrated circuit, comprising:

an active circuit (1500);

a metal layer (200) disposed, at least partially, above the active circuit;

a bond pad (100) disposed, at least partially, above the metal layer;

wherein the metal layer is meshed.

With regard to claim 3, Tanaka discloses wherein the active circuit includes a plurality of transistors [Figures 10 and 11, note that since one bonding pad is associated with one transistor 2018 and formed around the periphery, it is inherent that there are a plurality of transistors].

With regard to claim 4, Tanaka discloses the metal layer includes an interconnect metal layer.

With regard to claim 5, Tanaka discloses the interconnect metal layer interconnects the bond pad with a plurality of underlying metal layers.

With regard to claim 6, Tanaka discloses each of the underlying metal layers is in electrical communication by way of a plurality of vias (110a-c and 120a-c).

With regard to claim 7, Tanaka discloses the metal layer includes a plurality of openings (130a-i, 133a-i).

With regard to claim 8, it is inherent that the openings of Tanaka are adapted for facilitating an interlock between the metal layer and an inter-metal dielectric layer disposed between the metal layer and the bond pad.

With regard to claim 9, Tanaka discloses the inter-metal dielectric layer is constructed from a material selected from the group consisting of a low-K dielectric material [Col. 6, lines 35-44].

With regard to claim 10, Tanaka discloses the openings are completely enclosed around a periphery thereof.

With regard to claim 11, Tanaka discloses the openings have a substantially square configuration.

With regard to claim 12, Tanaka discloses the openings define a plurality of substantially linear first portions and a plurality of substantially linear second portions which intersect.

With regard to claim 13, Tanaka discloses the openings define a matrix of openings.

With regard to claim 14, Tanaka discloses a plurality of interconnect vias are formed in rows along the first portions

With regard to claim 15, Tanaka discloses the interconnect vias are spaced along a length of the first portions.

With regard to claim 16, Tanaka discloses the interconnect vias include one single row for each of the first portions.

With regard to claim 17, Tanaka discloses the interconnect vias include at least two spaced rows for each of the first portions.

Application/Control Number: 10/633,004

Art Unit: 2811

With regard to claim 18, Tanaka discloses a width of the fist portions is enlarged to accommodate the at least two spaced rows for each of the first portions.

With regard to claim 20, Tanaka discloses, as shown in Figures 1-22, an integrated circuit, comprising:

an active circuit means (1500) for processing electrical signals;

a metal layer (200) disposed, at least partially, above the active circuit means and including a mesh means for preventing damage incurred during a bonding process; a bond pad (100) disposed, at least partially, above the metal layer.

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tanaka (PN 6,100,589, of record) in view of Applicants' Admitted Prior Art of Figures 1-2.

Tanaka discloses the claimed invention including the integrated circuit as recited in the rejection above. Tanaka further discloses a passivation layer (240) disposed, at least partially, above the top metal layer. Tanaka does not disclose the active circuit including an input/output bus and a plurality of vertically spaced underlying metal layers, at least partially, under the active circuit.

However, Applicants' Admitted Prior Art of Figures 1-2 disclose an active circuit including an input/output bus and a plurality of vertically spaced underlying metal layers, at least partially, under the active circuit. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the device of Tanaka having the active circuit including an input/output bus and a plurality of vertically spaced underlying metal layers, at least partially, under the active circuit, such as taught by Applicants' Admitted Prior Art of Figures 1-2 in order to provide the interconnects between the device and the external connection, and to integrate the multi-layer interconnect structures to perform a plurality of functions.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hung K. Vu whose telephone number is (571) 272-1666. The examiner can normally be reached on Mon-Thurs 6:00-3:30, alternate Friday 7:00-3:30, Eastern Time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (571) 272-1732. The Central Fax Number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Vu

November 12, 2004

Hung Vu

Patent Examiner